Skip to content

Add level 1 tests for instruction immediate decoder - #28

Merged
Guardian-Monkey merged 3 commits into
NYU-Processor-Design:mainfrom
xal215-cpu:instr-imm-tb
Nov 8, 2026
Merged

Guardian-Monkey merged 3 commits into
NYU-Processor-Design:mainfrom
xal215-cpu:instr-imm-tb

Conversation

@xal215-cpu

Copy link
Copy Markdown
Contributor

Adds Level 1 verification for the Instruction Immediate module.

  • Tests positive and negative I-type immediates
  • Tests shift immediates
  • Tests LOAD and JALR immediates
  • Tests S-type immediates
  • Tests B-type immediates
  • Tests U-type immediates
  • Tests J-type immediates
  • Tests default/unsupported opcode behavior
  • Passes Verilator simulation

Closes #12

@Guardian-Monkey Guardian-Monkey left a comment

Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Testbench satisfies the requirements for level 1 verification!

@Guardian-Monkey
Guardian-Monkey merged commit 2bb9463 into NYU-Processor-Design:main Nov 8, 2026
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Complete level 1 tests in level1_tb/instr_imm_tb.sv

2 participants